

FIG. 1
PRIOR ART




FIG. 2
PRIOR ART




FIG. 3
PRIOR ART




FIG. 4




FIG. 5




FIG. 6A




FIG. 6B




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12







FIG. 13A**FIG. 13B****FIG. 14**

FIG. 15




FIG. 16

14/19

The diagram illustrates a system architecture. On the left, a **CPU** is connected to a **FIRST MEMORY CONTROLLER** via a vertical bus line labeled **23**. The **FIRST MEMORY CONTROLLER** is also connected to a **SECOND** component. A **UNIDIRECTIONAL BUS** runs horizontally across the middle. Above this bus, four **MEMORY MODULE** blocks are shown. Each module contains a **MEMORY** block and a **BUFFER** block. The bus connects to each module through a series of components: a resistor, a switch, and a FET switch. The FET switches are labeled **S0**, **S1**, **S2**, and **S3**. The bus is labeled **UNIDIRECTIONAL BUS** in multiple locations. A legend on the right shows a circle with an 'X' inside, labeled **FET SWITCH**. A **HARD DISK** is shown at the bottom right. The diagram is labeled **FIG. 16** and **14/19**.





FIG. 17



| FET CONTROL SIGNAL | | | | | | |
|--------------------|----|----|----|----|----|----|
| C2 | C1 | C0 | S3 | S2 | S1 | S0 |
| H | L | L | L | L | L | L |
| L | L | L | L | L | L | H |
| L | L | H | L | L | H | L |
| L | H | L | L | H | L | L |
| L | H | H | H | L | L | L |

L : FET SWITCH
OFF
H : FET SWITCH
ON

FIG. 18




FIG. 19




FIG. 20




FIG. 21A




FIG. 21B




FIG. 22

